

03-01-00

A

Please type a plus sign (+) inside this box → ☐

PTO/SB/05 (4/98)  
 Approved for use through 09/30/2000. OMB 0651-0032  
 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE  
 Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

Attorney Docket No. RAL97-0043US2

First Inventor or Application Identifier Doidge, D. et al

Title Method and Apparatus for Forwarding...

Express Mail Label No. EK313649251US

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. ☒ \* Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original and a duplicate for fee processing)
2. ☒ Specification [Total Pages 48]  
(preferred arrangement set forth below)
  - Descriptive title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3. ☒ Drawing(s) (35 U.S.C. 113) [Total Sheets 12]
4. Oath or Declaration [Total Pages 3]
  - a. ☐ Newly executed (original or copy)
  - b. ☒ Copy from a prior application (37 C.F.R. § 1.63(d))  
(for continuation/divisional with Box 16 completed)
    - i. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

\* NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

ADDRESS TO: Assistant Commissioner for Patents  
 Box Patent Application  
 Washington, DC 20231

5. ☐ Microfiche Computer Program (Appendix)
6. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
  - a. ☐ Computer Readable Copy
  - b. ☐ Paper Copy (identical to computer copy)
  - c. ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

7. ☐ Assignment Papers (cover sheet & document(s))
8. ☐ 37 C.F.R. § 3.73(b) Statement of Power of Attorney (when there is an assignee)
9. ☐ English Translation Document (if applicable)
10. ☒ Information Disclosure Statement (IDS)/PTO-1449 [Copies of IDS Citations]
11. ☒ Preliminary Amendment
12. ☒ Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
13. ☐ \* Small Entity Statement filed in prior application, Status still proper and desired (PTO/SB/09-12)
14. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)
15. ☐ Other: \_\_\_\_\_

16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☒ Divisional ☐ Continuation-in-part (CIP) of prior application No. 08 / 956,077

Prior application information: Examiner D. Ho Group / Art Unit. 2738

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

## 17. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label

(Insert Customer No. or Attach bar code label here)

or ☐ Correspondence address below

Name	Daniel E. McConnell				
	IBM Corporation				
Address	Intellectual Property Dept. 2Y7/B656				
	P. O. Box 12195				
City	RTP,	State	NC	Zip Code	27709
Country	USA	Telephone	919-543-1105	Fax	919-543-3634

Name (Print/Type)	Daniel E. McConnell	Registration No. (Attorney/Agent)	20,360
Signature	<i>Daniel E. McConnell</i>	Date	29 Feb 2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

 02/29/00  
 16685 U.S. PTO

 16685 U.S. PTO  
 09/515746

02/29/00

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re application of: D. A. Doidge

Serial No.: 08/956,077

Group Art Unit: 2738

Filed: Concurrently Herewith

Examiner: D. Ho

For: Method and Apparatus for Hardware Forwarding of LAN Frames over ATM Networks

Assistant Commissioner for Patents  
Washington, D.C. 20231

**EXPRESS MAIL CERTIFICATE**

"Express Mail" label number: \_\_EK313649251US\_\_

Date of Deposit: \_\_Feb. 29, 2000\_\_

I hereby certify that the following **attached** paper or fee

1. Application under CFR 1.53 (b) (Divisional) with Preliminary Amendment
2. Utility Patent Application Transmittal form and Fee Transmittal
3. Copy of Patent Application as originally filed
4. Copy of Declaration and Power of Attorney as originally fixed
5. IDS and PTO 1449, copies of cited references
6. Drawings - 12 sheets
7. Reply Post Card

is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to:

**BOX Patent Application**  
**Assistant Commissioner for Patents**  
**Washington, D.C. 20231**

\_\_Saundra S. Christopher\_\_  
(Name of person mailing paper or fee)

*Saundra S. Christopher*  
(Signature of person mailing paper or fee)

EXPRESS MAIL LABEL NO.: EK313649251US

DATE OF DEPOSIT: Feb. 29, 2000

I hereby certify that this paper and fee are being deposited with the United States Postal Service Express Mail Post Office to Addressee service under 37 CFR §1.10 on the date indicated above and is addressed to the Assistant Commissioner of Patents, Washington, D.C. 20231.

Saundra S. Christopher  
NAME OF PERSON MAILING PAPER AND FEE

Saundra S. Christopher  
SIGNATURE OF PERSON MAILING PAPER AND FEE

**In the United States Patent and Trademark Office**

**Date:** Feb. 29, 2000

**In re Application of:** Doidge, D. et al

**Filed:**

**For:** Method and Apparatus for Hardware Forwarding of LAN Frames  
Over ATM Networks

**Serial Number:** 08/956,077

**Art Unit:** 2738

**Examiner:** D. Ho

**PRELIMINARY AMENDMENT FILED WITH A DIVISIONAL APPLICATION**  
**UNDER 37 CFR 1.53(b)**

Hon. Commissioner of Patents and Trademarks  
Washington, DC 20231

Sir:

This Preliminary Amendment is filed with a Divisional Application under 37 CFR  
153(b).

This patent application is a Divisional of patent application serial no. 08/956,077, filed  
October 22, 1997, US Patent No. \_\_\_\_\_.


In the Claims:

Please cancel the claims 1, 4-21.

**REMARKS**

This is a Preliminary Amendment filed with the Divisional Application under 37 CFR 1.53  
(b). Claims 2-3, 22-33 are presented for examination. The Examiner is urged to call the undersigned at the below-listed telephone number if, in the Examiner's opinion, such a phone conference would expedite or aid in the prosecution of this application.

Respectfully Submitted,



Daniel E. McConnell,  
Reg. No. 20,360  
Attorney of Record

Telephone: 919-543-1105  
FAX: 919-543-3634

**METHOD AND APPARATUS FOR HARDWARE  
FORWARDING OF LAN FRAMES OVER ATM NETWORKS**

**BACKGROUND OF THE INVENTION**

5

**Technical Field of the Invention**

10

The present invention relates to local area network switching apparatuses for routing and bridging data transfers to other networks of a different type. The invention further relates to transferring messages between networks having non-compatible network interfaces and different data link protocols. The disclosed system relates to bridging between networks using special-purpose hardware.

15

**Background Art**

20

25

Presently, numerous types of networks coexist in the telecommunication industry, such as Local Area Networks (LANs), Wide Area Networks (WANs), X.25 Networks, Integrated Services Digital Networks (ISDNs), and Asynchronous Transfer Mode (ATM) Networks. Because of the existence of different networks and standards, there is a need in the telecommunications industry for communication between data processing devices connected to heterogeneous networks. As an example, owners of previously installed LANs frequently want to connect to the emerging broad band Integrated Services Digital Network (ISDN) or ATM Networks.

## PATENT APPLICATION

In a worldwide effort to harmonize the development of networks and the data processing devices associated with them, international organizations like the Comite Consultatif International de Telegraphe et Telephone (CCITT), the European Computer Manufacturers' Association (ECMA), and the International Organization for Standardization (ISO) have established standards for each type of network. ISO has developed a general framework to serve as a reference for all existing and future standards, called the reference model of Open Systems Interconnection (OSI). Most existing and newly developed standards claim to be OSI compatible. This model is a universally applicable logic structure or layered architecture, containing seven layers as shown in FIG. 1. Each layer has a set of defined functions and provides a set of services to and from the adjacent two layers.

LAN switches are widely used by industry to interconnect multiple Ethernet or Token Ring LANs through a switch so that devices on one LAN can communicate with devices on other LANs. New LAN switches are being developed to interconnect networks having various data link (layer 2) protocols to enable various LAN segments to connect to ISDN or ATM networks. This merging technology requires a format conversion between the different protocols used on the networks.

Much prior art has dealt with the format conversion of one network protocol to another. In U.S. Patent 5,341,376, "An ATM Cell Format Conversion System," Yamashita teaches an ATM cell format conversion system. ATM means Asynchronous Transfer Mode, which is the current popular method for transmitting speech, data,

## PATENT APPLICATION

and pictures over the Internet. An ATM cell is the basic unit in which data is transmitted. An ATM cell is comprised of 53 octets of data, where an octet is another term for byte or eight bits of data. The 53 octets are subdivided into five octets for carrying header information for the message being transmitted including the message destination and 48 octets for carrying message data. A message is segmented into ATM cells as it is sent to the Internet and then reassembled from ATM cells at the destination.

Yamashita has found that when transmitting messages formatted into 53 ATM octets over telephone lines using older techniques, such as Synchronous Transfer Mode (STM), the standard ATM format is not totally compatible. For STM, Yamashita found that better efficiency can be attained for transmitting ATM cells over STM media by adding an idle (dummy) octet to each ATM cell and thus comprising an ATM cell of 54 octets rather than 53. Yamashita teaches an ATM cell format conversion system to generate 54 octet cells from 53 octets cells. Like Yamashita, the present invention uses ATM transmissions, but Yamashita does not use the standard ATM format. Yamashita converts the basic ATM format of transmission from 53 to 54 octets. This makes Yamashita's ATM non-standard and not used by the rest of the industry. The present invention uses the standard ATM solution having 53 octets, never attempts to modify the standard approach, and does not use Yamashita's invention.

In U.S. Patent 5,323,392, "Adaption Device and Method for Efficient Interconnection of Data Processing Devices and Networks" by Ishii et al., Ishii teaches an adaption device for connecting

## PATENT APPLICATION

processing devices and networks which have different protocols. Ishii's adaption device for connecting processing devices and networks which have various layer 2 (link layer) protocols of the HDLC (High Level Data Link Control) type. HDLC is the standard  
5 used most commonly for layer 2.

Ishii's adaption device interconnects two different protocols of the HDLC generic type: 1) Link Access Procedure on the D Channel (LAPD), which is Link Access Procedure Balanced (LAPB),  
10 which is specific to LANs. An HDLC frame, incoming from a first data processing device complying to the first layer 2 protocol of the LAPB type, is stored within the adaption device. The frame is then mapped to a second layer 2 protocol of the LAPD type and forwarded to a network interface. The layer 2 mapping function resides in a Programmable Read-Only Memory (PROM), a receive frame is stored in adapter memory, and the mapping function between layer  
15 2 protocols is done by a microprocessor.

The present invention, like Ishii, features methods for  
20 adapting different layer 2 protocols. The present invention maps switch header to ATM control header but uses hardware rather than a processor to do the mapping function. Ishii's solution is related to slower network transfer rates where slower microprocessor controlled mapping is permissible. The present  
25 invention is for higher speed networks where Ishii's processing mapping speeds are not acceptable.

In U.S. Patent 5,581,558, "Apparatus for Bridging Non-Compatible Network Architectures" by Horney et al, Horney



## PATENT APPLICATION

teaches a bridging apparatus for sending data to and from a local area network (LAN) from and to a wide area network (WAN). Horney's invention also deals with the OSI model of layered protocols of FIG. 1 and with various layer 2 protocols. Horney chooses a popular wide area network standard called X.25, which is based on the Comite Consultatif International de Telegraphe et Telephone (CCITT) definition of the lower three layers of the OSI model. Horney converts the X.25 protocol to a 1Mb (StarLAN) local area network, which is an IEEE 802.3 Carrier Sense multiple Access with Collision Detection ((CSMA/CD) LAN protocol. The layer 2 mapping function resides in a Read-Only Memory (ROM), a receive frame is stored in adapter memory, and the mapping function between layer 2 protocols is done by a microprocessor.

Both Horney and the present invention feature methods for bridging data between different layer 2 protocols. However, the present invention maps switch header to ATM control header but uses hardware rather than a processor to do the mapping function. Horney's solution is related to slower network transfer rates (56 Kbits/sec) where slower microprocessor mapping is permissible. The present invention is for higher speed (155 Mbits/sec) networks where processing mapping speeds are not acceptable.

In U.S. Patent 5,577,039, "System and Method of Signal Transmission within a Plesiochronous Digital Hierarchy Unit Using ATM Adaption Layers" by Won et al., Won teaches a format conversion system for converting the plesiochronous digital hierarchy (PDH) data transmission format to the ATM data transmission format and for converting ATM to PHD. PHD is a scheme for multiplexing

## PATENT APPLICATION

several 64Kbit/sec ISDN channels together to produce a higher bit rate signal. Like the other prior art solutions, Won uses memory and a microprocessor in the conversion system to perform the mapping functions between the two protocols being converted. The present invention neither maps PDH to ISDN nor uses microprocessor control in bridging between networks.

In U.S. Patent 5,619,650, "Network Processor for Transforming a Message Transported from an I/O Channel to a Network by Adding a Message Identifier and then Converting the Message" by Bach et al, Bach teaches converting an I/O Channel format to a LAN format. Bach's invention for the most part is not related to the present invention. Both Bach and the present invention feature methods for adapting two dissimilar interfaces; however, the present invention maps switch header to ATM control header but uses hardware rather than a processor to do the mapping function. Bach maps a standard I/O Channel to a LAN using a processor.

In U.S. Patent 5,568,477, "Multipurpose Packet Switching Node for a Data Communication Network" by Galand et al., Galand teaches a multi-purpose packet switching network node capable of switching packets received on any number of node input ports to any number of output ports. The node can receive either ATM cells or variable length messages on any input and switch that input to any switch output of the node. Reformatting is involved of both ATM or variable length (VL) messages to a packet format, which is basically comprised of pseudo ATM packets that carry segmented VL data.

## PATENT APPLICATION

Both Galand and the present invention feature methods for adapting a protocol to the ATM cell format and both apply to switches. However, Galand's solution adapts a variable length message, like that used for a circuit switch, to the ATM cell format using a microprocessor and defines a switch that switches ATM cells. The present invention uses a switch that switches LAN frames and not ATM cells.

The present invention also teaches an increased throughput capability between networks. Prior art includes U.S. Patent 5,457,681, "ATM-Ethernet Portal/Concentrator" by Gaddis et al. Gaddis teaches an Ethernet to ATM converter. Gaddis expands the distance an Ethernet segment (which is a LAN) can transmit a message by connecting the Ethernet segment to an ATM Network. In fact, Gaddis connects multiple Ethernet segments to a multi-ported ATM Network, whereby he enables a first Ethernet segment to send messages to a second Ethernet segment through the ATM Network. Gaddis features a dual-ported memory with the ATM input and output controlled by a DMA controller and the Ethernet input and output controller by an Ethernet controller. A processor is required to control and program both the DMA and Ethernet controllers. Messages from either source are stored in the dual-ported memory depending on which direction the message is traveling. Both Ethernet and ATM headers are generated directly from the memory with the help of the controllers. This method also enables message broadcast to occur from the dual-ported memory, thus eliminating a need to copy the data from an external memory if the message is broadcast.

## PATENT APPLICATION

Gaddis claims the invention to be used as either a portal or a concentrator, where a portal connects one Ethernet segment to one port of an ATM network and a concentrator connects multiple Ethernet segments to one ATM network. For the concentrator, a bus is used to interconnect the multiple Ethernet segments, and the bus goes to one port of the dual-ported memory. The bus becomes a bottleneck for the concentrator, and the performance is questionable and depends upon improving the performance of the bus.

Both Gaddis and the present invention feature methods for connecting LANs to ATM networks and for converting messages in LAN formats to messages in ATM format. The present invention only deals with a switching approach for interconnecting multiple LANs to multiple ATM ports. Multiple connections are supported simultaneously through the LAN port switch. The present invention is neither a single portal approach nor a concentrator. Gaddis's invention functions as a portal or a concentrator and does two basic operations: 1) converts Ethernet messages to ATM messages and 2) converts ATM messages to Ethernet messages. In contrast, the present invention is for a LAN switch or hub which either bridges or routes LAN messages or ATM messages. The present invention also performs LAN emulation and supports virtual LANs. Gaddis uses software control by a processor, and the present invention is more efficient using an all hardware solution.

In U.S. Patent 5,303,344, "Protocol Processing Apparatus for use in Interfacing Network Connected Computer Systems Utilizing Separate Paths for Control Information and Data Transfer" by Yokoyama et al., Yokoyama teaches a communication control equipment

## PATENT APPLICATION

connected between a computer and a network to expedite the sending and receiving of messages. The control of the complete message prior to Yokoyama's invention was accomplished by the software of the computer only. A communication control equipment is introduced as new hardware to take the some of the processing burden off of the computer. The computer still does some of the message control, and some is off-loaded to the new hardware. The invention takes mainly a parallel processing approach in that the communication control equipment is comprised of multiple processors, each of which relieve the computer of one of the message control tasks.

There is a similarity between Yokoyama and the present invention in that both use additional hardware to improve the speed of processing messages. Another slight similarity is that Yokoyama splits a single message into two different processing paths internal to his additional hardware. Likewise, the present invention uses two different processing paths. However, Yokoyama uses multiprocessors in his new hardware to improve the performance of messages, where the present invention uses special-purpose hardware to further improve performance. The present invention is better, because general purpose processors cannot handle a specific task as quickly as special hardware can.

Yokoyama splits a single message into two paths sending control information down one path and data down the other. The present invention segregates different types of messages by path, sending bridged messages requiring layer 2 conversions down one path in their entirety and routed messages requiring layer 3 conversions down a second path in their entirety. In addition,

Yokoyama deals with the scenario of a plurality of computers connected to a network. Communication between computers uses a single homogeneous message protocol, where all messages are comprised of the exact same protocol and format. The protocol includes a complex control structure, wherein first a sequence of messages is used to establish a connection through the network by the computer requesting a specific connection, the network establishing the connection path and sending an acknowledge message back to the computer. Next, the computer sends data over the established connection, wherein a single or multiple messages can be transferred. When the computer is finished using the connection, it then sends a message to break the connection. In contrast, the present invention deals with a switch hub scenario which receives heterogeneous messages of various protocols from local area networks (LANs) and Asynchronous Transfer Mode (ATM) messages. The heterogeneous messages are either routed by the switch hub or bridged from one hub input port to another hub output port. The present invention therefore deals with multiple different message protocols and converts a first message protocol to a second message protocol using special purpose hardware (no processor) to expedite the conversion.

Other prior art which is not as closely related is disclosed in the article, "High-Speed Serial Interface MicroChannel Adapter", in the *IBM Technical Disclosure Bulletin*, Vol. 34, No. 7A, December 1991. The article discloses a High-Speed Serial Interface (HSSI) for transferring data at 52 Mbit/sec using a pseudo standard which was jointly developed by T3plus Networking and Cisco Systems. The disclosure is of an apparatus for connecting the MicroChannel bus

to the HSSI interface. Both the *IBM Technical Disclosure Bulletin* (TDB) and the present invention feature methods for adapting two dissimilar interfaces. However, the *IBM TDB* deals with connecting a computer bus to a serial interface, not with interconnecting multiple networks through a switch.

It is the object of this invention to sort incoming LAN messages at each ATM port of the switch into two different paths for efficient routing or bridging between dissimilar networks.

It is a further object of this invention to provide a high performance bridging path between dissimilar networks by implementing the bridging path as a hardware forwarding engine for transmitting LAN frames between LAN ports and ATM ports of the LAN switch.

It is a further object of this invention to provide LAN emulation over ATM networks which permits LAN frames to be transmitted between two different LAN segments interconnected by an ATM network.

It is a further object of this invention to convert formats between different layer 2 protocols using special purpose hardware without the aid of a microprocessor.

It is a further object of this invention to provide two different types of memory queues, one being a software queue of frames to be processed by a microprocessor and the other being a

## PATENT APPLICATION

hardware queue of frames to be processed by a hardware forwarding engine.

RA9-97-043



## SUMMARY OF THE INVENTION

In accordance with the invention, a LAN switch is provided for bridging messages in the form of LAN frames between LAN segments and ATM networks. A plurality of LAN switch ports are a mix of LAN ports and ATM ports for transmitting messages to and from LAN segments and to and from ATM network. Format conversion is required at the ATM ports between the incompatible OSI layer 2 and 3 protocols of the LAN frames and the ATM network.

For transmitting LAN frames from a LAN port to an ATM port, the ATM port sorts the incoming messages arriving from the LAN port through the switch to the ATM port. The ATM ports sort incoming LAN messages to determine if they are to be discarded, sent to another LAN, routed, or bridged. The route verses bridge decision is based on whether layer 3 conversion is required or not. LAN frames requiring layer 3 conversion are called routed frames, and LAN frames not requiring layer 3 conversion are called bridged frames.

Bridged frames require only layer 2 data link protocol conversion, and special-purpose hardware means are provided to convert the arriving LAN frame having a switch header prefix. The switch header is removed and replaced by ATM control device header. The LAN frame prefixed with the ATM control header is sent to an ATM controller device. The ATM controller device is an Application Specific Integrated Circuit (ASIC) which segments/reassembles ATM cells for transmission to and from the ATM network. The ATM controller device header is in a form that is understood by the ATM

## PATENT APPLICATION

controller device, and no other conversion is required by the special-purpose hardware.

5 In further accordance with the invention, a LAN emulation means is provided for transmitting and receiving LAN frames from one LAN segment to a port of a first LAN switch, through the LAN switch to a first destination ATM switch port, converting to ATM cell format, transmitting the frame over the ATM network to a second ATM port of a second LAN switch, reassembling the LAN frame, 10 and sending the reconstructed LAN frame to a second LAN segment connected to a LAN port of the second switch. The ATM network then appears to emulate a LAN, since a LAN frame travels intact from the first LAN segment through the ATM to a second LAN segment. The LAN frame arriving at the second LAN segment appears as if first and second segments were connected directly through a LAN switch and had never undergone conversion to the ATM format. The LAN emulation is provided by a LAN emulation header, which is sent with the LAN frame over the ATM network to carry information that is required to reconstruct the LAN frame after exiting the ATM 20 network.

Other features and advantages of this invention will become apparent from the following detailed description of the presently preferred embodiment of the invention, taken in conjunction with 25 the accompanying drawings.

**BRIEF DESCRIPTION OF THE DRAWINGS**

FIG. 1 is a diagram showing the reference model of the Open Systems Interconnection (OSI) organization comprised of a universally applicable layered architecture, containing seven layers according to the prior art.

FIG. 2 is a diagram showing the interconnection of LANs to the ATM network using LAN switches according to the preferred embodiment of this invention.

FIG. 3 shows a block diagram of the LAN switch comprising LAN ports and ATM ports according to the preferred embodiment of this invention.

FIG. 4 shows a block diagram of the ATM port for converting LAN frames to ATM frames according to the preferred embodiment of this invention.

FIG. 5 is a flow chart of the operation for transmitting and converting a LAN frame to the ATM network according to the preferred embodiment of this invention.

FIG. 6 is a diagram showing the composition of the switch header for transmitting a LAN frame through a LAN switch according to the preferred embodiment of this invention.

## PATENT APPLICATION

FIG. 7 is a block diagram showing the sorting of incoming LAN frames into bridged frames and routed frames according to the preferred embodiment of this invention.

FIG. 8 is a block diagram showing the hardware format conversion of LAN frames to ATM frames according to the preferred embodiment of this invention.

FIG. 9 is a diagram showing the composition of the ATM control header for prefixing an ATM frame for transmission to the ATM interface adapter according to the preferred embodiment of this invention.

Fig. 10A is a block diagram of the ATM adapter for the segmenting/reassembling of ATM frames to and from ATM cells according to the preferred embodiment of this invention.

FIG. 10B is a diagram showing the basic composition of the ATM cell for transmission to and from the ATM network according to the preferred embodiment of this invention.

FIG. 11 is a flow chart of the operation for transmitting and converting an ATM frame from the ATM network to the LAN according to the preferred embodiment of this invention.

FIG. 12 is a block diagram showing the redirecting and classifying of incoming ATM frames into bridged frames and routed frames according to the preferred embodiment of this invention.

## PATENT APPLICATION

FIG. 13 is a block diagram showing the hardware format conversion of ATM frames to LAN frames according to the preferred embodiment of this invention.

5        FIG. 14 is a diagram showing the composition of the logical port conversion word, which is stored in look-up tables in frame memory according to the preferred embodiment of this invention.

10       FIG. 15 is a block diagram showing the detection of LAN emulation control frames according to the preferred embodiment of this invention.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

In accordance with the invention, a LAN switch is provided for bridging messages in the form of LAN frames between LAN segments and ATM networks. A plurality of LAN switch ports are a mix of LAN ports and ATM ports for transmitting messages to and from LAN segments and to and from ATM networks. The preferred embodiment is a plurality of LAN ports being switched to connect to each other and to one ATM port.

Referring to FIG. 1 (prior art), the present invention is compatible with the communication standard provided by the reference model of the Open Systems Interconnection (OSI). This model is a universally applicable logic structure or layered architecture, containing seven layers as shown in FIG. 1.

Each layer has a set of defined functions and provides a set of services to and from the adjacent two layers. The present invention applies to two of the lower layers, layers 2 and 3. The layer 1 physical connections are well defined and unchangeable. Layer 1 includes physical connectors, wiring, and transmission sequences.

The invention applies mainly to layer 2, the data link layer, and to layer 3, the network layer. Format conversion is required at the ATM ports between the incompatible OSI layers 2 and 3 protocols of the LAN frames and the ATM network.

## PATENT APPLICATION

Referring to FIG. 2, the preferred embodiment is shown. A plurality of LAN switches 20 interconnect multiple LAN segments 30 with an ATM network 25. The LAN switch in the prior art interconnected a plurality of LAN segments, such as a plurality of computer terminals, personal computers, or workstations within an office building, wherein each segment connecting the computer terminals, personal computers, or workstations was located on a different floor of the building. The LAN switch interconnects all floors to enable the transmission of data messages configured as LAN frames between floors. The present invention adds ATM ports and an efficient hardware format conversion and forwarding engine to the prior art LAN switch, making it possible to interconnect multiple LAN segments 30 that are connected to different LAN switches 20 via ATM network 25.

For instance, LAN segment A can connect to LAN segments B, C internal to LAN switch A. However, LAN segment A can also connect to ATM network 25 through link 40 and form a virtual channel connection across ATM network 25 to connect to LAN switches B or C. Thus, LAN A can be connected to LANs D to K across the wide area ATM network 25. As a data message is transmitted across the ATM network, the message maintains the LAN frame format even though the frame is segmented into ATM cells at the ATM port of LAN switch 20 for transmission across the ATM network 25 and then reassembled into a LAN frame at the ATM port of the LAN switch 20 on the other side of the ATM network.

ATM network 25, although not a LAN itself, emulates a LAN and makes it appear like LAN A is connected to LAN K (for instance)

through a local LAN switch 20 when, in reality, LANs A and K can be very far apart as ATM network 25 is very flexible (like telephone lines) and can connect two LANs in the same building, town, country, or world. The ability to support LAN frame traffic between LAN segments by traversing over an ATM network is referred to as a virtual LAN system, since the operation at the end point is consistent with normal LAN operation but the ATM network interconnecting the LANs is itself not a LAN. Thus, the present invention permits local area networks to expand their range to include interconnection to any LAN connected to ATM network 25 and to transfer data at the highest possible rate.

Referring to FIG. 3, the preferred implementation of LAN switch 20 has, for example, three LAN ports 50 and one ATM port 60. Ports 50, 60 are interconnected by switch 70 such that any of the LAN ports 50 can be switched to connect to any other LAN Port 50 or ATM port 60. Likewise, ATM port 60 can be switched to connect to any LAN Port 50. Switch 70 is capable of supporting multiple connections simultaneously and is bi-directional. The interface to and from switch 70 is bi-directional switch bus 52. The interface to each port 50, 60 is switch bus 52 regardless of the port type or number of ports supported by switch 70.

The present invention is for special-purpose hardware residing in ATM port 60 of LAN switch 20 for expediently handling format conversion and frame forwarding between two dissimilar networks. The invention incorporates dual hardware functions, one for converting LAN/switch frame formats to ATM frame formats and one for converting ATM frame formats to LAN/switch frame formats.



## PATENT APPLICATION

Referring to FIG. 4, a block diagram of the special-purpose hardware is shown. The special hardware for converting LAN/switch frame formats to ATM frame formats includes LAN frame sorting logic 80 for receiving and sorting LAN frames received from switch 70 (shown in Figure 3) over switch bus 52. The LAN frames are sorted for either software or hardware processing. The frames to be processed by hardware are stored in hardware queue 102 of frame memory 100, and the frames to be processed by software are stored in software transmit queue 104 of frame memory 100. LAN frames queued for software processing in software transmit queue 104 are sent to routing processor 130 to be processed. LAN frames queued for hardware processing in hardware transmit queue 102 are sent to switch-to-ATM header conversion logic 85 to be processed. Switch-to-ATM header conversion logic 85 converts from the LAN frame format coming from the switch to the emulated LAN frame format required by the ATM adapter 120. The ATM adapter 120 contains an ATM controller ASIC for converting to and from an ATM transmission form. The standard ATM transmission format is the ATM cell. The ATM cell is comprised of 53 octets of data, where an octet is another term for byte or eight bits of data. The 53 octets are subdivided into five octets for carrying header information including the channel to be used for transmission through the ATM network and 48 octets for carrying message data. A message is segmented and transmitted across ATM network 25. On the other side of the network, the cells are received and reassembled from ATM cells at the destination. ATM adapter 120 performs both the transmission and receiving functions; i.e., block 120 segments out-going messages and reassembles incoming messages.

## PATENT APPLICATION

The special hardware for converting ATM frame formats to LAN/switch frame formats includes ATM frame classification block 90 for receiving a LAN frame that has been reassembled from ATM cells into ATM frame format by ATM adapter 120. ATM frame classification block 90 sorts the ATM frames for either software or hardware processing. The frames to be processed by hardware are stored in hardware receive queue 202 of frame memory 100, and the frames to be processed by software are stored in software receive queue 204 of frame memory 100. Frames queued for software processing in software receive queue 204 are sent to routing processor 130 to be processed. Frames queued for hardware processing in hardware receive queue 202 are sent to ATM-to-switch header conversion logic 95 to be processed. ATM-to-switch header conversion logic 95 converts from the ATM frame format to the LAN format required by switch 70. The frame converted back to a LAN frame is sent through switch 70 over switch bus 52 and routed to one or more of the LAN ports 50 of LAN switch 20.

The hardware conversion of frames in both hardware queues 102, 202 require look-up table operations to perform the specified format conversions. For the preferred embodiment, the conversion tables 110 are stored in frame memory 100. For other embodiments, all or some of these tables are stored in discrete memories. The detailed use of conversion tables 110 is explained hereinafter.

## Transmitting LAN frames to ATM

Referring to FIG. 5, a flow diagram is shown of the transmit operation. For transmitting LAN frames from LAN port 50 to an ATM port 60, the LAN frame first arrives from a LAN 30 to a LAN port 50 (see FIG. 3) as shown by block 200. The LAN port 50 applies the MAC address portion of the LAN frame to perform a look-up for conversion tables 110 to determine what action is to be taken with the LAN frame, as shown in block 202. MAC stands for Media Access Control, which is the bottom sublayer of the data link layer 2 (see FIG. 1). LAN port 50 makes a decision to determine if the frame is to be discarded, sent to another LAN, or sent to ATM port 60, as shown in block 204. The decision to discard or send to another LAN port 50 is shown in block 206. Note that this path is not pertinent to the present invention and its flow is not followed in FIG. 5. The path of interest is shown by block 208, where the LAN frame destination is ATM port 60. In this case a switch header is prefixed to the LAN frame by the LAN port 50. The LAN frame with switch header attached is the LAN/switch frame 188; i.e., the LAN frame that is sent through switch 70.

Referring to FIG. 6, the content of the switch header 180 is shown. Switch header 180 is comprised of two 32-bits words for defining tag field 182, frame type field 184, and exit port field 186. Tag field 182 contains a binary address to be applied to conversion table 110 for looking up control data in the tables 110 to aid in the hardware conversion of the LAN/switch frame 187 to the ATM frame 288. Type field 184 contains information about the

type of frame, such as abort frame, CRC is included in frame, and other control descriptors. Exit port field 186 determines which port 50 or 60 the LAN/switch frame is sent to through switch 70. Each of the 32 bits in the exit port field is used to select a different destination. If the bit associated with a port 50 or 60 is set to 1, that port is selected to receive frame 187. Each LAN port 50 requires one associated bit in the exit port field 186. Each ATM port 60 requires two associated bits in the exit port field 186. Thus, the preferred embodiment, comprising three LAN ports 50 requiring one bit each and one ATM port 60 requiring two bits, uses five bits exit port field 186. Other LAN switch 20 embodiments having more ports 50 and 60 using more bits in exit port field 186.

Referring now back to FIGS. 4 and 5, the next step sends the LAN/switch frame through switch 70 to ATM port 60 as shown by block 210. The ATM ports sort incoming LAN messages to determine if they are to be routed or bridged as shown by block 212. The route verses bridge decision is based on the 2 exit ports assigned to ATM ports in switch header 180. Frames sent to the first exit port are routed, and frames sent to the second exit port are bridged. Routed frames require layer 3 format conversion and bridged frames require layer 2 format conversion.

Referring to FIG. 7, a block diagram is shown with further details of LAN frame sorting logic 80 of FIG. 4. Block 80 receives the incoming LAN frame 188 as it arrives from switch 70 over switch bus 52. The incoming frame 188 is temporarily buffered in IN frame data FIFO (First-In, First Out) buffer 302. Block 212 of FIG. 5

## PATENT APPLICATION

shows the first flow decision at the ATM port 60 to be a checking of the exit port field 186 of switch header 180 to determine if the frame is routed or bridged. The IN decision block 304 of FIG. 7 makes and stores the routed verses bridged decision.

5

Routed frames require layer 3 data link protocol conversion, which is more complex than layer 2 conversion. Routing processor 130 (shown in FIG. 4) is used to process routed frames. Blocks 214 and 216 of FIG. 5 show a truncated flow path for routed frames. Block 306 of FIG. 7 sends the routed frames to the tail of software transmit queue 104, from which they are read by processor 130. The routed frames are converted using standard software procedures and are not pertinent to the present invention. Therefore, the flow of routed frames is not followed in FIG. 5.

10

15

20

25

Bridged frames require only layer 2 data link protocol conversion, and special-purpose hardware means are implemented in the switch-to-header conversion block 85 (shown in FIG. 4) to convert bridged frames quickly and efficiently without requiring processor intervention. Bridged frames are stored to hardware transmit queue 102, from which frame 188 is read to block 85 of FIG. 4, as shown by block 220 of FIG. 5. The storing of the incoming frame 188 to queue 102 is controlled by block 306, which places the frame at the tail of queue 102. There are four queues 102, 104, 202, 204 shown in FIG. 4 that are mapped as FIFOs into frame memory 100 of FIG. 7 and FIG. 4. Each queue stores multiple frames and has a head and a tail. Frames are added to the tail of queue 102 by block 306, which keeps track of the frame memory 100 address where the tail of the queue is located. Bridged frames are

## PATENT APPLICATION

taken from the head of queue 102 and processed by block 85, which keeps track of the frame memory 100 address where the head of the queue is located.

5           Blocks 220 and 222 of FIG. 5 show the next steps of reading each frame from frame memory 100, in turn, from the head of queue 102 and then performing the hardware format conversion and forwarding. The queues 102, 104, 202, 204 provide buffering to smooth the transfer rates from the LAN to ATM and ATM to LAN. The  
10       frame is read from frame memory 100 under the control of block 310 of FIG. 8. The switch header 180 is sent to hardware format converter block 312. Block 312 uses the tag field as an address to conversion tables 110 in frame memory 100 of FIG. 4 and accesses directly from table 110 the information required to convert  
15       formats. The format conversion involves replacing the switch header 180 of frame 188 with ATM control header 280, which is shown in FIG. 9. The switch header 180 is stripped in its entirety from frame 187 and ATM control header 280 is added to make an ATM frame 288. The ATM frame 288, shown in FIG. 9, is comprised of the LAN  
20       frame 287 as received from LAN 30 into LAN port 50 prefixed with ATM control header 280.

Referring to FIG. 9, ATM control header 280 is comprised of  
25       virtual channel connection (VCC) field 282 for defining the transmission channel when sending the frame through the ATM network, unused field 284, and LAN emulation header 286. The use of the LAN emulation header 286 will be discussed in detail hereinafter.

## PATENT APPLICATION

Referring back to FIG. 8, hardware format converter 312, after addressing tables 110 destroys switch header 180, reads ATM control header 280 from tables 110, and stores ATM control header 280 until it is needed. Block 310 informs ATM enqueue logic 314 that a LAN frame conversion to the ATM frame format 288 is ready to send to the ATM adapter 120. Referring to FIG. 10A, a simplified diagram of ATM Adapter 120 shows the three major functional blocks of ATM Adapter 120: ATM memory 122, segmenter 124, and reassembler 126. ATM memory 122 stores a plurality of frames 288 to be transmitted to the ATM network 25. The ATM adapter 120 contains an ATM controller ASIC which segments/reassembles ATM cells for transmission to and from the ATM network. ATM memory 122 also stores a plurality of frames 288 which are being received from ATM network 25 and reassembled in reassembler 126. Segmenter 124 reads ATM frames from ATM memory 122 and segments them into 53-byte ATM cells for transmission to the ATM network 25.

The ATM cells 290 are comprised of five bytes of cell header 292 and 48 bytes of data 294, as shown in FIG. 10B. For the present invention the cell header 292 is created by segmenter 124 from VCC information field 282 of ATM controller header 280. The 48 data bytes 294 are also created by segmenter 124, which reads frame 288 from ATM memory 122 and sequentially includes 48 bytes per cell into sequential ATM cells 290 until the entire frame 288 including ATM control header 280 is transmitted over the ATM network 25. Reassembler 126 receives ATM cells 290 from ATM network 25, discards cell header 292, and reassembles data bytes 294 back into frames 288 in ATM memory 122. Note that ATM adapter 120 is prior art and described briefly herein to show the complete

data flow from LANs 30 to ATM network 25. The importance of ATM adapter 120 to the present invention is that it accepts LAN frames in the ATM frame format 288 and converts frames 288 to ATM cells 290 and receives ATM cells 290 and converts them to frames 288.

5

10

15

20

25

Referring to FIG. 8, when a buffer is available in ATM memory 122 of ATM adapter 120 to receive the frame 288, OUT frame DMA controller 316 transfers the ATM control header 280 from hardware format converter 312 to the buffer in ATM memory 122 and then controls the DMA transfer of the LAN frame 287 from frame memory 100 to ATM memory 122 such that frame 288 is formed in ATM memory 122 comprising LAN frame 287 prefixed with ATM control header 280. After the entire frame 288 has been transferred to ATM memory 122, ATM adapter enqueue logic 314 signals ATM adapter 120 that it can now transmit frame 288 to ATM network 25, thus completing the transmit operation. The operation flow diagram of FIG. 5 shows these last two steps of the operation in blocks 226 and 228.

#### Receiving ATM to LAN Frames

For receiving frames 288 from ATM port 60 to LAN port 50, frame 288 first arrives from ATM network 25 into ATM port 60 and is reassembled by reassembler 126 of ATM adapter 120 of FIG. 10A.

Reassembler 126 removes the cell header 292 from ATM cells 290 and collects only the data bytes. Frame 288 is reassembled in a buffer in ATM memory 122.



## PATENT APPLICATION

Referring to FIG. 11, a flow diagram is shown of the receive operation. Block 400 starts the receive operation by reassembling frame 288 in ATM memory 120. When the entire frame 288 has been reassembled, ATM control header 280 is read from the ATM memory 120 to the received frame classification block 90. Referring to FIG. 12, a detailed functional diagram is shown of block 90 of FIG. 4. ATM control header 280 is examined by redirect frame logic 502 and ATM header classify logic 504 to determine if it is a bridged frame, a routed frame, or a LAN emulation control frame. Redirect frame logic 502 determines if the incoming frame 288 is a LAN emulation control frame. The details are discussed hereinafter. ATM header classify logic 504 makes the routed frame verses bridged frame decision based upon several bits of the VCC number. Routed frames are transferred to software receive queue 204 of frame memory 100, as shown in blocks 402 and 403 of FIG. 11. Note that the routed frame path is not pertinent to the present invention and its flow is not followed in FIG. 11. Erroneous frames are forwarded by blocks 404, 405, 407 and LAN emulation control frames are forwarded by blocks 404, 405, 406, 407. Like routed frames, erroneous and LAN emulation control frames are sent for software processing and are not pertinent paths of the present invention. Recognizing and classifying the LAN emulation control frame is part of the present invention, which is discussed further hereinafter.

The path of interest starts at block 408 of FIG. 11, where the ATM frame 288 is bridged to LAN port 50. Referring to FIG. 12 for bridged frames, IN frame DMA control logic 500 controls the transfer of the entire frame 288 from ATM memory 120 to hardware receive queue 202 of frame memory 100. Receive frame store control

logic 506 controls the storing of the received frame 288 to the tail of FIFO queue 202 to frame memory 100, and updates its pointers to point to the next tail value when the store is complete.

5

Referring to FIG. 4, bridged frames are taken from the head of the FIFO queue 202 and processed by ATM-to-switch header conversion block 95. FIG. 13 is a block diagram showing further details of the ATM-to-switch header conversion block 95. Receive frame read control logic 600 reads the ATM control header 280 from the head of hardware receive queue 202 and sends the header 280 to switch header look-up logic 602. Logic 602 maps the VCC number 282 of ATM control header 280 to a logical port number, also referred to as the virtual LAN (VLAN) number for VLAN filtering as shown in block 410 of FIG. 11. This is done by using VCC 282 to address conversion tables 110 in frame memory 100.

10

15

20

25

Referring to FIG. 14, the logical port conversion word 700 is read from conversion tables 110 as the first ATM-to-switch header conversion look-up. Word 700 is comprised of the logical port (VLAN) number 704. The VLAN number 704 and Destination MAC address of the LAN frame 287 are sent to the conversion tables 110 as the second ATM-to-switch header look-up to access the destination switch header 180, as shown by block 412 of FIG. 11. The second look-up table is called the filter table and the value accessed from the filter table determines if the LAN frame 287 can be forwarded or not, as shown by block 416 of FIG. 11. If the LAN frame 287 cannot be forwarded, the frame 288 is discarded as shown by block 418 of FIG. 11. This operation is called filtering.

Referring to FIG. 6 (switch header format) if the frame 288 is not filtered, LAN frame 287 is converted from having ATM control header 280 to having switch header 180, and the converted frame is sent through switch 70 to LAN port 50 for transmission to LAN 30. The switch header 180 is generated from the filter table look-up by using the VLAN number 704 to index into that portion of the filter table containing entries for the Destination MAC addresses in that VLAN. The exit port in switch header 180 defines either a unicast or multicast destination for the forwarded LAN frame 287. The switch header 180 is stored to switch header prefix logic 606, while LAN frame 287 without ATM control header 280 is read from frame memory 100 under the control of receive frame read control logic 600 to OUT frame FIFO 604. The LAN frame is assembled by first reading the switch header 180 from switch header prefix logic 606 to switch bus 52. Next LAN frame 287 follows switch header 180 immediately and is sent from OUT frame FIFO 604 to switch bus 52 to switch 70, as shown by block 414 of FIG. 11.

#### Virtual LANs and LAN Emulation

LAN emulation involves the integration of existing Ethernet and Token Ring LANs with ATM networks. LAN emulation is required because the current generation of LAN applications are not provided directly by ATM networks. LANs provide data delivery to a single destination or multiple destinations based on a destination MAC address. On the other hand, ATM networks are not compatible directly with LANs because ATM networks deliver data on virtual channel connections (VCCs) that must be set-up in advance. LAN emulation provides the conversion layer that handles the

## PATENT APPLICATION

complexities of ATM connection set-up, so that it is transparent to LAN applications. Thus, the ATM network functions virtually like a LAN for interconnecting LANs and is called a virtual LAN (VLAN).

5 Referring to FIG. 4 for performing fast conversions of MAC addresses to VCC addresses and vice versa, conversion tables 110 are loaded into frame memory 100 in advance. Tables 110 change with the application and are continually updated. The present invention provides a method for changing the values that control  
10 LAN emulation using LAN emulation header 286 of FIG. 9. The binary value which comprises the LAN emulation header 286, defines 8 LAN emulation control frames used to load values to ATM port 60 for controlling LAN emulation.

15 Referring to FIGS. 12 and 15, the LAN emulation (LAN E) hardware 800 internal to the redirect frame logic 502 implements eight 16-bit values stored in internal control registers 801 to 808. The LAN emulation header 286 for the received frame 288 is stored to register 810. Comparator 820 compares each register 801 to 808 to LAN emulation header 286 to determine if any of the  
20 registers 801 to 808 compare equally to LAN emulation header 286. If there is no compare, the incoming frame 288 is handled by ATM header classify logic 504 as either a routed or a bridged frame as described hereinabove. If there is a match from comparator 820, a  
25 LAN emulation control frame is detected which is forwarded to software receive queue 204 for further processing by the software. The software uses the information in the LAN emulation control frame to load the conversion tables, registers 801 and 808 and other miscellaneous LAN emulation control parameters. Note that

## PATENT APPLICATION

registers 801 to 808 are loaded under software control and are not hardware forced to constant values.

It is an advantage of this invention to provide a high performance bridging path between dissimilar networks by implementing the bridging path as a hardware forwarding engine for transmitting LAN frames between LAN ports and ATM ports of the LAN switch.

It is a further advantage of this invention to sort incoming LAN messages at each port of the LAN switch into two different paths for efficient routing or bridging between dissimilar networks.

It is a further advantage of this invention to provide LAN emulation over ATM networks which permits LAN frames to be transmitted between two different LAN segments interconnected by an ATM network.

It is a further advantage of this invention to provide two different types of memory queues, one being a software queue of frames to be processed by a microprocessor and the other being a hardware queue of frames to be processed by a hardware forwarding engine.

It will be appreciated that, although a specific embodiment of the invention has been described herein for purposes of illustration, various modifications may be made without departing from the spirit and scope of the invention.

## PATENT APPLICATION

Accordingly, the scope of protection of this invention is limited only by the following claims and their equivalents.

RA9-97-043

WHAT IS CLAIMED IS:

1. A local area network (LAN) switching apparatus for interconnecting a LAN segment to an Asynchronous Transfer Mode (ATM) network, comprising:

a plurality of LAN ports, wherein each LAN port connects one unique LAN segment to a LAN switch;

at least one ATM port, wherein each ATM port of the LAN switch interfaces to the ATM network;

a connection means for establishing a plurality of connection paths simultaneously, wherein each said connection path establishes a connection through the switching apparatus between any two or more of the plurality of LAN ports and ATM ports, said connection path for transmitting data comprising LAN frames;

a data transmission means for formatting data for transmission over said LAN into standard LAN frames in compliance with the international standard of Open Systems Interconnection (OSI), wherein said standard provides a universally applicable layered architecture containing seven layers, numbered from 1 to 7, with each layer having a set of defined functions and providing a set of services to and from the adjacent two layers; and

a LAN to ATM format conversion means for changing the format of data as it traverses the LAN switch from LAN port to switch to ATM port, wherein LAN frames are converted to switch frames for transfer through the switching apparatus and switch frames are converted to ATM frames in preparation for transfer to the ATM network;

an ATM adapting apparatus for converting ATM frames to ATM network format and ATM network format to ATM frames, wherein ATM

## PATENT APPLICATION

network format comprises segmenting said ATM frame into sequential ATM cells comprising 5 bytes of header and 48 bytes of data; and a first multiprotocol processing means, wherein said LAN switch converts either layer 2 or layer 3 of the OSI standard from LAN frames to switch frames to ATM frames, wherein LAN frames are compatible with LAN protocol and ATM frames are compatible with the first ATM adapting apparatus protocol.

2. The LAN switching apparatus of claim 1 further comprising:

an ATM to LAN format conversion means for changing the format of data as it traverses the LAN switch from ATM port to switch to LAN port, wherein ATM frames are converted to switch frames for transfer through the switching apparatus and switch frames are converted to LAN frames for transfer to the LAN port; and

a second multiprotocol processing means, wherein the LAN switch converts either the layer 2 or layer 3 of the OSI standard from ATM frames to switch frames to LAN frames.

3. The LAN switching apparatus of claim 2, further comprising a sorting means for the ATM port, wherein the ATM port sorts LAN frames arriving from said switch connection path and ATM frames arriving from the ATM network into three categories, comprising:

a first category of frames for routing, wherein layer 3 of the OSI standard is converted from LAN frames to ATM frames, or layer 3 of the OSI standard is converted from ATM frame format to LAN frame format;

a second category of frames for bridging, wherein layer 2 of the OSI standard is converted from LAN frame format to ATM frame



## PATENT APPLICATION

11 format or layer 2 of the OSI standard is converted from ATM frame  
12 format to LAN frame format; and  
13 a third category of frames for aborting, wherein LAN frames or  
14 ATM frames are erroneous and cannot be routed or bridged.

1 4. The LAN switching apparatus of claim 3 wherein the ATM port  
2 further comprises a hardware forwarding means for bridging frames  
3 from switch frame format to ATM frame format, or from ATM frame  
4 format to switch frame format, said bridging without requiring  
5 processor intervention.

1 5. The LAN switching apparatus of claim 4 wherein the ATM port  
2 further comprises a routing processor means for routing switch  
3 frames and routing ATM frames under software control.

1 6. The LAN switching apparatus of claim 5 wherein the sorting  
2 means further comprises a single ported frame memory comprising:  
3 a hardware transmit queue for temporarily storing switch  
4 frames in transit between the switch and the ATM adapting apparatus  
5 for subsequent accessing by the hardware forwarding means for  
6 bridging switch frames to ATM frames;

7 a software transmit queue for temporarily storing switch  
8 frames in transit between the switch and the ATM adapting apparatus  
9 for subsequent accessing by the routing processor means for routing  
10 under software control switch frames to ATM frames;

11 a hardware receive queue for temporarily storing ATM frames in  
12 transit between the ATM adapting apparatus and the switch for  
13 subsequent accessing by the hardware forwarding means for bridging  
14 ATM frames to switch frames;

15 a software receive queue for temporarily storing ATM frames in  
16 transit between the ATM adapting apparatus and the switch for  
17 subsequent accessing by the routing processor means for routing  
18 under software control ATM frames to switch frames; and

19 a set of conversion tables for assisting the hardware  
20 forwarding means for converting switch frames to ATM frames and ATM  
21 frames to switch frames.

1 7. The LAN switching apparatus of claim 6 wherein the sorting  
2 means operates such that frames of the first category are stored to  
3 the software transmit queue, frames of the second category are  
4 stored to the hardware transmit queue, and frames of the third  
5 category are discarded.

1 8. The LAN switching apparatus of claim 7 wherein the hardware  
2 forwarding means further comprises an ATM formatting means for  
3 generating an ATM frame format, comprising the LAN frame prefixed  
4 with an ATM control header, the ATM control header comprising:

5 a virtual channel connection field for defining the connection  
6 route through the ATM network; and

7 a LAN emulation header for identify unique LAN frames for  
8 carrying control information.

1 9. The LAN hardware switching apparatus of claim 8 wherein the  
2 hardware forwarding means further comprises a LAN formatting means  
3 for generating a switch frame format, comprising the LAN frame  
4 prefixed with a switch header, the switch header comprising:

5 a tag field for specifying the address of the conversion table  
6 entry for access by the hardware forwarding means from the frame

## PATENT APPLICATION

memory to obtain the conversion parameters to ATM frame format, comprising the virtual channel connection field and the LAN emulation header;

a frame type field for characteristics of the switch frame, and an exit port definition field for defining to the connection means which switch port is the destination of the switch frame.

10. The LAN switching apparatus of claim 9 wherein the hardware forwarding means further comprises a hardware format converter for converting switch frames to ATM frames by replacing the switch header with the ATM control header.

11. The LAN switching apparatus of claim 10 wherein the hardware forwarding means addresses the conversion tables in frame memory using the tag field of the switch header to access the ATM control header, whereupon the switch header is destroyed and the ATM control header is accessed from the conversion tables and prefixed to the LAN frame.

12. The LAN switching apparatus of claim 11, further comprising an ATM memory queuing means, wherein ATM frames are temporarily stored before being segmented and transmitted to the ATM network or after being received and reassembled from the ATM network.

13. The LAN switching apparatus of claim 9 wherein the hardware forwarding means further comprises ATM enqueueing means, wherein the ATM enqueueing means requests a queue from ATM memory queuing means, when the request is granted, sends the ATM frame to ATM memory queuing means from the hardware transmit queue in frame memory,

6 erases the ATM frame from hardware transmit queue, and signals ATM  
7 adapting apparatus to segment and transmit the ATM frame.

1 14. The LAN switching apparatus of claim 13 wherein the sorting  
2 means further comprises an exit port destination field of the  
3 switch header including a first binary bit value for defining  
4 frames to be routed and a second binary bit value for defining  
5 frames to be bridged.

1 15. The LAN switching apparatus of claim 14 wherein the sorting  
2 means sorts frames such that frames of the first category are  
3 stored to the software receive queue, frames of the second category  
4 are stored to the hardware receive queue, and frames of the third  
5 category are discarded.

1 16. The LAN switching apparatus of claim 15 wherein the hardware  
2 forwarding means further comprises a virtual LAN number for  
3 identifying the ATM frame, wherein the virtual channel connection  
4 field of the ATM control header is used to address the conversion  
5 tables and access a virtual LAN number.

1 17. The LAN switching apparatus of claim 16 wherein the hardware  
2 forwarding means further comprises a virtual LAN filtering means  
3 for determining whether the ATM frame arriving from the ATM network  
4 is to be bridged to the LAN or discarded.

1 18. The LAN switching apparatus of claim 17 wherein the virtual  
2 LAN number and Destination MAC Address of the ATM frame is used to  
3 address the conversion tables and access a valid or invalid

4 destination switch header, wherein frames having a valid  
5 destination switch header are bridged and frames not having a valid  
6 destination switch header are discarded.

1 19. The LAN switching apparatus of claim 18 wherein the hardware  
2 forwarding means further comprises an ATM to switch conversion  
3 means for converting ATM frames to switch frames by replacing the  
4 ATM control header with the switch header.

1 20. The LAN switching apparatus of claim 19 wherein the said ATM  
2 control header is destroyed and the switch header is generated from  
3 the valid switch destination address and frame type field accessed  
4 from conversion tables and the switch header is prefixed to the LAN  
5 frame.

1 21. The LAN switching apparatus of claim 20 wherein the virtual  
2 channel connection field of the ATM control header includes a first  
3 binary value for defining frames to be routed and a second binary  
4 value for defining frames to be bridged.

[illegible]

- 1
- 2
- 3

Variable	Unit	Mean	SD	Min	Max
Age	years	55.2	10.5	25	85
Gender					
Male		100	0	0	100
Female		0	0	0	0
Height	cm	175.5	7.5	155	195
Weight	kg	75.5	15.5	55	115
Body mass index	kg/m <sup>2</sup>	24.5	4.5	18.5	30.5
Heart rate	beats/min	75.5	10.5	60	95
Stroke volume	L/min	100	20	80	120
Cardiac output	L/min	7.5	1.5	6.0	9.0
Systemic blood pressure	mmHg	120	15	90	150
Pulmonary artery pressure	mmHg	25	5	15	35
Pulmonary capillary pressure	mmHg	25	5	15	35
Left ventricular pressure	mmHg	120	15	90	150
Right ventricular pressure	mmHg	25	5	15	35
Left ventricular stroke volume	L/beat	70	10	50	90
Right ventricular stroke volume	L/beat	70	10	50	90
Stroke volume index	L/m <sup>2</sup> /beat	100	20	80	120
Cardiac output index	L/m <sup>2</sup> /min	7.5	1.5	6.0	9.0
Systemic vascular resistance	dynes/cm <sup>5</sup>	1200	200	800	1600
Pulmonary vascular resistance	dynes/cm <sup>5</sup>	200	50	100	300
Left ventricular stroke work	J/beat	100	20	80	120
Right ventricular stroke work	J/beat	100	20	80	120
Stroke work index	J/m <sup>2</sup> /beat	100	20	80	120
Cardiac work	J/min	750	150	600	900
Cardiac work index	J/m <sup>2</sup> /min	750	150	600	900
Systemic oxygen delivery	L/min	100	20	80	120
Pulmonary oxygen delivery	L/min	100	20	80	120
Oxygen delivery index	L/m <sup>2</sup> /min	100	20	80	120
Systemic oxygen consumption	L/min	100	20	80	120
Pulmonary oxygen consumption	L/min	100	20	80	120
Oxygen consumption index	L/m <sup>2</sup> /min	100	20	80	120
Systemic oxygen extraction	%	25	5	15	35
Pulmonary oxygen extraction	%	25	5	15	35
Oxygen extraction index	%	25	5	15	35
Systemic oxygen balance	L/min	100	20	80	120
Pulmonary oxygen balance	L/min	100	20	80	120
Oxygen balance index	L/m <sup>2</sup> /min	100	20	80	120
Systemic oxygen delivery index	L/m <sup>2</sup> /min	100	20	80	120
Pulmonary oxygen delivery index	L/m <sup>2</sup> /min	100	20	80	120
Oxygen delivery index index	L/m <sup>2</sup> /min	100	20	80	120
Systemic oxygen consumption index	L/m <sup>2</sup> /min	100	20	80	120
Pulmonary oxygen consumption index	L/m <sup>2</sup> /min	100	20	80	120
Oxygen consumption index index	L/m <sup>2</sup> /min	100	20	80	120
Systemic oxygen extraction index	%	25	5	15	35
Pulmonary oxygen extraction index	%	25	5	15	35
Oxygen extraction index index	%	25	5	15	35
Systemic oxygen balance index	L/m <sup>2</sup> /min	100	20	80	120
Pulmonary oxygen balance index	L/m <sup>2</sup> /min	100	20	80	120
Oxygen balance index index	L/m <sup>2</sup> /min	100	20	80	120
Systemic oxygen delivery index index	L/m <sup>2</sup> /min	100	20	80	120
Pulmonary oxygen delivery index index	L/m <sup>2</sup> /min	100	20	80	120
Oxygen delivery index index index	L/m <sup>2</sup> /min	100	20	80	120
Systemic oxygen consumption index index	L/m <sup>2</sup> /min	100	20	80	120
Pulmonary oxygen consumption index index	L/m <sup>2</sup> /min	100	20	80	120
Oxygen consumption index index index	L/m <sup>2</sup> /min	100	20	80	120
Systemic oxygen extraction index index	%	25	5	15	35
Pulmonary oxygen extraction index index	%	25	5	15	35
Oxygen extraction index index index	%	25	5	15	35
Systemic oxygen balance index index	L/m <sup>2</sup> /min	100	20	80	120
Pulmonary oxygen balance index index	L/m <sup>2</sup> /min	100	20	80	120
Oxygen balance index index index	L/m <sup>2</sup> /min	100	20	80	120
Systemic oxygen delivery index index index	L/m <sup>2</sup> /min	100	20	80	120
Pulmonary oxygen delivery index index index	L/m <sup>2</sup> /min	100	20	80	120
Oxygen delivery index index index index	L/m <sup>2</sup> /min	100	20	80	120
Systemic oxygen consumption index index index	L/m <sup>2</sup> /min	100</			

- 1
- 2
- 3
- 4

## PATENT APPLICATION

1 24. A bridging apparatus comprised only of hardware for converting  
2 and forwarding frames having a first frame format to frames having  
3 a second frame format, said conversion without requiring processor  
4 intervention.

1 25. The bridging apparatus of claim 24, further comprised of  
2 conversion tables for assisting in said converting and forwarding  
3 of frames.

1 26. The bridging apparatus of claim 24, further comprised of  
2 a processor for performing said converting and forwarding  
3 of frames.



## PATENT APPLICATION

1 26. A protocol adaption apparatus comprised only of hardware for  
2 converting and forwarding frames having a first protocol to frames  
3 having a second protocol, said conversion without requiring  
4 processor intervention.

1 27. A LAN emulation system comprising:  
 2 a plurality a local area networks (LANs);  
 3 an ATM network;  
 4 a plurality of LAN switches for interconnecting LANs and ATM  
 5 networks;  
 6 a controlling processor; and  
 7 a LAN emulation means, wherein communications in the form of  
 8 frames are transmitted from a first LAN to the LAN switch to the  
 9 ATM network to the LAN switch to a second LAN.

1 28. The LAN emulation system of claim 27 wherein the LAN emulation  
 2 means further comprises LAN emulation control hardware for  
 3 presetting LAN switch controls in advance of the frame transmission  
 4 for controlling the ATM network to function like a LAN when  
 5 transporting frames from LANs to ATM or ATM to LANs.

1 29. The LAN emulation system of claim 28 wherein the LAN emulation  
 2 means further comprises a LAN emulation header means for  
 3 identifying frames having information for presetting the LAN  
 4 emulation control hardware.

1 30. The LAN emulation system of claim 29 wherein the LAN emulation  
 2 control hardware further comprises a plurality of registers for  
 3 storing LAN emulation headers, wherein each register contains a  
 4 unique LAN emulation header data pattern.

1 31. The LAN emulation system of claim 30 wherein the plurality of  
 2 registers specify the set of LAN emulation headers that contain  
 3 information for presetting the LAN emulation control hardware.

## PATENT APPLICATION

1 32. The LAN emulation system of claim 30 wherein the LAN emulation  
2 means further comprises a LAN emulation control sorting means for  
3 checking each LAN emulation header arriving from the ATM network to  
4 determine if the LAN emulation header matches any of the prestored  
5 plurality of LAN emulation headers in the registers and contains  
6 information for presetting the LAN emulation control hardware.

1 33. The LAN emulation system of claim 32 wherein the LAN emulation  
2 means further comprises a forwarding means, wherein frames arriving  
3 from the ATM network containing information for presetting the LAN  
4 emulation control hardware are sent to the controlling processor to  
be processed.

# PATENT APPLICATION

## METHOD AND APPARATUS FOR HARDWARE FORWARDING OF LAN FRAMES OVER ATM NETWORKS

### ABSTRACT


5

10

A multiported LAN switch comprised of legacy local area network ports and ATM ports. Each ATM port comprising a hardware forwarding engine for bridging LAN frames from the LAN ports to the ATM port. The hardware forwarding engine converts layer 2 protocols between the dissimilar ports expediently, without requiring intervention by a microprocessor. A substantial performance gain is attained compared to microprocessor controlled format converters. Both LAN emulation and virtual LANs are supported.

7	APPLICATION LAYER	PROVIDES A MEANS FOR APPLICATION PROCESS TO COMMUNICATE WITH ONE ANOTHER THROUGH THE OSI SYSTEM. CONTAINS MANAGEMENT FUNCTIONS TO SUPPORT DISTRIBUTED APPLICATIONS.
6	PRESENTATION LAYER	PROVIDES REPRESENTATION OF INFOR- MATION TO APPLICATION LAYERS IN A WAY THAT PRESERVES THE MEANING WHILE RESOLVING ANY DIFFERENCES IN FORMAT AND DATA REPRESENTATION BETWEEN THE APPLICATION SYSTEMS.
5	SESSION LAYER	PROVIDES THE MEANS NECESSARY TO COORDINATE DIALOGUE BETWEEN PRESENTATION ENTITIES.
4	TRANSPORT LAYER	PROVIDE END-TO-END CONTROL TO ALLOW FOR ERROR RECOVERY AND DETECTION TO THE HIGHER LAYERS.
3	NETWORK LAYER	ESTABLISHES, MAINTAINS, AND TERMI- NATES NETWORK CONNECTIONS BETWEEN END SYSTEMS. RESPONSIBLE FOR CONTROLLING THE FLOW OF DATA TO THE NETWORK.
2	LINK LAYER	PROVIDES SYNCHRONIZATION AND ERROR CONTROL FOR INFORMATION TRANSMITTED OVER THE PHYSICAL LINK.
1	PHYSICAL LAYER	PROVIDES ELECTRICAL, MECHANICAL, FUNCTIONAL, AND PROCEDURAL CHARACTERISTICS REQUIRED FOR THE PHYSICAL LINK.

**FIG. 1** (PRIOR ART)



**FIG. 2**




FIG. 3




FIG. 4






FIG. 5




FIG. 6




FIG. 7




FIG. 9






FIG. 8



**FIG. 10B**



**FIG. 10A**

RA9-97-043  
9/12





FIG. 11



**FIG. 12**






FIG. 13



**FIG. 14**



**FIG. 15**



**Declaration and Power of Attorney for  
Patent Application**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

Method and Apparatus for Hardware Forwarding of  
LAN Frames Over ATM Networks

the specification of which (check one)



is attached hereto.



was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_

\_\_\_\_\_ and was amended on \_\_\_\_\_.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

Number	Country	Day/Month/Year	Priority Claimed
--------	---------	----------------	------------------

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Prior U.S. Applications:

Serial No.	Filing Date	Status
------------	-------------	--------

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Thomas F. Galvin, Reg. No. 25,394; Joscelyn G. Cockburn, Reg. No. 27,069; Gerald R. Woods, Reg. No. 24,144; John J. Timar, Reg. No. 32,497; John D. Flynn, Reg. No. 35,137, Michele A. Mobley, Reg. No. 35,616.

Send all correspondence to: John J. Timar, 972/B656, IBM Corp., PO Box 12195, Res. Tri. Park, NC 27709

- 
- (1) Inventor: Dennis Albert Doidge  
Signature: *Dennis Albert Doidge* 10/20/97  
Residence: 106 Park Canyon Lane  
Apex, NC 27502  
Citizenship: USA  
Post Office Address: Same
- (2) Inventor: Jim P. Ervin  
Signature: *Jim P. Ervin* 10/21/97  
Residence: 11804 Canonero Place  
Raleigh, NC 27613  
Citizenship: USA  
Post Office Address: Same
- (3) Inventor: Douglas Ray Henderson  
Signature: *Douglas R. Henderson* 10/21/97  
Residence: 7300 Quinby Court  
Raleigh, NC 27613  
Citizenship: USA  
Post Office Address: Same
- (4) Inventor: Edward Hau-chun Ku  
Signature: *Edward Hau-chun Ku* 10/20/97  
Residence: 115 Lochwood West  
Cary, NC 27511  
Citizenship: USA  
Post Office Address: Same

(5) Inventor: Pramod Narottambhai Patel

Signature: Pramod Narottambhai Patel 10/20/97  
Date

Residence: 124 Haddonfield Lane  
Cary, NC 27513

Citizenship: USA

Post Office  
Address: Same

(6) Inventor: Loren Blair Reiss

Signature: Loren Blair Reiss 10/21/97  
Date

Residence: 308 Northclift Drive  
Raleigh, NC 27609

Citizenship: USA

Post Office  
Address: Same

(7) Inventor: Thomas Eric Ryle

Signature: Thomas Eric Ryle 10/20/97  
Date

Residence: 9533 Bells Valley Drive  
Raleigh, NC 27613

Citizenship: USA

Post Office  
Address: Same

(8) Inventor: Joseph M. Rash

Signature: Joseph M. Rash 10/20/97 Date

Residence: 1628 Great Woods Road  
Wake Forest, NC 27587

Citizenship: USA

Post Office  
Address: Same